Abstract: GaAsPN semiconductors are promising material for the development of high-efficiency tandem solar cells on silicon substrates. GaAsPN diluted-nitride alloy is studied as the top-junction material due to its perfect lattice matching with the Si substrate and its ideal bandgap energy allowing a perfect current matching with the Si bottom cell. The GaP/Si interface is also studied in order to obtain defect-free GaP/Si pseudo-substrates suitable for the subsequent GaAsPN top junctions growth. Result shows that a double-step growth procedure suppresses most of the microtwins and a bi-stepped Si buffer can be grown, suitable to reduce the anti-phase domains density. We also review our recent progress in materials development of the GaAsPN alloy and our recent studies of all the different building blocks toward the development of a PIN solar cell. GaAsPN alloy with energy bandgap around 1.8 eV, lattice matched with the Si substrate, has been achieved. This alloy displays efficient photoluminescence at room temperature and good light absorption. An earlystage GaAsPN PIN solar cell prototype has been grown on a GaP(001) substrate. The external quantum efficiency and the I-V curve show that carriers have been extracted from the GaAsPN alloy absorber, with an open-circuit voltage above 1 eV, however a low short-circuit current density obtained suggests that GaAsPN structural properties need further optimization. Considering all the pathways for improvement, the 2.25% efficiency and IQE around 35% obtained under AM1.5G is however promising, therefore validating our approach for obtaining a lattice-matched dual-junction solar cell on silicon substrate.
Introduction
To date, the highest efficiency conversions have been reached by using III-V monocrystalline multijunction solar cell (MJSC) under concentrated sunlight. Spire Semiconductors have pushed solar cell record to 42.3%, in AM1.5D conditions, for terrestrial applications, with a metamorphic (lattice-mismatched) GaInP/GaAs/GaInAs triple junction under solar concentration of 406 suns, and using a lightly doped n-type GaAs wafer. Moreover, a III-V triple junction coherently grown (lattice matched) onto GaAs substrate has been performed by Solar Junction. This solar cell has shown a 44% efficiency under 947 suns (AM1.5D spectra) (Derkacs et al. 2012) and contains a highly rewarded 1 eV GaInAsNSb diluted-nitride junction. However, maintaining the GaAs, or Ge, substrates to build these high-efficiency III-V solar cells, undoubtedly incurs a substantial cost associated with such substrates. To realize the strategic challenge of cost of 0.25-0.5 Euro/Wp, we have chosen to use the abundantly available on earth, and therefore lowcost, silicon material as a substrate. Indeed, a true monolithic integration of the III-V compound semiconductor heterostructures with silicon is receiving great interest since it will enable simultaneous both high-efficiency and low-cost production. Moreover, this approach benefits from the high market throughput capabilities of the silicon industry that is superior to any other material.
A tandem solar cell, made of a 1.7 eV III-V top and a 1.1 eV crystalline silicon (c-Si) bottom cell, would theoretically reach an efficiency of 37%, under an AM 1.5G (Kurtz, Faine, and Olson 1990) . However, efficiency of MJSC is very sensitive to the structural defects such as misfit dislocations, appearing during metamorphic growth, since they dramatically reduce the carrier lifetime, and thus the current extraction, and therefore reduction of the solar cell performance. Therefore, combination of both the III-V and Si technologies through a perfect lattice-matched epitaxial PV structure on silicon substrate would allow increasing significantly the efficiency, as well as reducing the overall cost of the PV multijunction cell.
Considering a perfect lattice matching, the first challenge for the III-V/Si solar cells is the control and suppression of the crystalline defects that arise mainly at the III-V/Si interface due to mismatch of local chemistry. This leads to anti-phase domain (APD) characteristic of the growth of a polar material on a non-polar one, and the microtwins (MT). Indeed, a very high level of structural quality is required so that the efficiency could reach at least 80% of the theoretical value.
This paper describes our approach in order to obtain a lattice-matched tandem cell composed of a 1.7 eV III-V top and a 1.1 eV c-Si bottom cell and the key material issues that until recently have prevented progress in this field. First promising results are reported on the strategy to analyze and control the structural defects for III-V junction grown on GaP substrate, displaying a lattice constant close to the silicon. Finally, first very preliminary results obtained on a p-i-n structure grown onto a GaP(001) substrate are reported.
Monolithic growth of diluted-nitride III-V-N compounds on silicon substrates
The aim of our work is to provide low-cost and highefficiency tandem cells grown on c-Si substrates, with merging both the monocrystalline Si approach and the high-efficiency monocrystalline multijunction approach based on III-V materials. We propose to demonstrate the proof-of-concept for a monolithic integration of high-efficiency multijunction CPV device on a low-cost monocrystalline silicon substrate upon which a III-V lattice-matched material is grown using molecular beam epitaxy (MBE). Among binary III-V materials, GaP presents the closest lattice constant to Si (0.37% at 300 K). However, GaP is not useful due to its large (2.2 eV) and indirect bandgap while a direct bandgap III-V compound is highly required to obtain a thin-film absorber. Yet, nitrogen incorporation in GaP not only enables for a perfect lattice matching on silicon but, with an appropriate adjustment of the N content (a few percent), also enables GaPN to develop a direct bandgap character due to a strong reduction of the bandgap energy, versus the N content, which therefore, can act as efficient light absorber (Shan et al. 2000; Xin et al. 2000) . Finally, our approach consists of the growth of GaAsPN quaternary compounds, lattice matched on Si, which benefits from As incorporation to enhance the direct bandgap character (Chamings et al. 2008; Robert et al. 2011) , while lowering the bandgap down to 1.7 eV.
Lattice-matched layers and slightly tilted substrates are used to overcome two of the main difficulties faced by the growth of III-V materials on silicon substrates: misfit dislocations and anti-phase lattice defects, in order to obtain defect-free III-V materials and to get large minority carrier diffusion lengths for the PV applications (Furukawa et al. 2002; Momose et al. 2001; Volz et al. 2011; Létoublon et al. 2011; Grassman et al. 2009 ). The tandem GaAsPN/Si double-junction solar cell will be electrically connected with a tunnel junction (TJ), either Sibased or III-V based or hybrid (III-V/Si), depending on both the modeling results and the structural properties of the III-V compound. Therefore, the final structure will include a Si pn junction (1.1 eV gap) grown on Si substrate, followed by the TJ and the growth of top GaAsPN p-i-n subcell (1.7-1.8 eV). Moreover, prior to any GaAsPN growth onto the silicon, a GaP thin layer has to be grown by MBE to prevent the formation of structural defects.
The state-of-the-art of this approach is epitomized by the National Renewable Energy Laboratory (NREL) which has demonstrated a MOCVD-grown tandem solar cell on a Si substrate. The lattice-matched n-i-p solar cell consisted of a GaP 0.98 N 0.02 :Se/GaAsPN: 1.8 eV/GaP 0.98 N 0.02 :Zn top cell and a 1.1 eV diffused Si bottom cell, with a GaP-based TJ (Geisz et al. 2005) . The growth was done on Si substrates utilizing a miscut of 2°from the (001) orientated toward (111). Though the dilute III-V nitride addresses the lattice mismatch, the efficiency achieved was about 5.2% under AM 1.5G (Geisz et al. 2005 ) (without any antireflection coating), far from the theoretical maximum (Kurtz et al. 1990 ). This low efficiency was likely due to intrinsic defects in the GaAsPN or in the GaP/Si interface, which limit the minority carrier diffusion length in the absorber inducing a low quantum efficiency in the top cell.
Experimental
Synchrotron X-ray diffraction has been performed on the D2AM (BM2) CRG beam line at European Synchrotron Radiation Facility (ESRF). A large hybrid pixels detector [14] has been used to allow a much faster data collection than with traditional point detector. This is a crucial point for the acquisition of diffuse signal from crystal defects. The energy has been set at 16 keV in order to limit the air-scattering contribution. The beam size at the sample was about 0.2 Â 0.3 mm 2 in vertical and horizontal directions. TEM has been performed in plan-view and cross-section geometries ([1-1 0] zone axis). Thin plates have been prepared for these two samples by mechanical polishing and ion thinning. The experiment has been performed on a Philips CM30 in high-resolution and conventional modes, with an acceleration voltage of 300 kV.
An ultra-high vacuum (UHV) CVD technique has been chosen, for the Si growth. Both thin and thick layers with well-controlled doping levels can be realized with this growth chamber ). Moreover, due to the use of hydrogenated molecules (SiH 4 , GeH 4 …), the presence of hydrogen-terminated surfaces increases the mobility of species at the growth front, which permits low-temperature operation (500-850°C, i.e. compatible with GaP epilayers for Si/III-V overgrowth). Lastly, the organization of atomic steps is easier to control as compared to the H 2 -free MBE growth. Monodomain (bi-stepped) silicon surface is crucial for subsequent GaP overgrowth avoiding the formation of APDs.
Concerning the group III-V compounds, we use a MBE chamber which allows to grow samples at low temperature suitable for the diluted-nitrides growth. MBE provides a precise control of the interface, the possibility to operate in far-from-equilibrium thermodynamic conditions. Finally, residual doping in MBE is very low which is mandatory for the development of diluted-nitridebased high-efficiency solar cells. Both growth chambers are linked by a UHV tunnel so that no surface contamination can occur between both Si and III-V growth steps.
Modeling is performed using the ATLAS device simulator from Silvaco, including the TJ interconnection between the top and the bottom subcells.
Simulations and cell design Optimal composition of the GaAsPN compound
The optimal composition of the GaAsPN has been thoroughly determined since it is necessary to match the 1.7 eV bandgap requirement (or close to) while maintaining a perfect lattice matching between the III-V compound and the Si. To this end, the bandgaps of GaAsPN have been calculated using sp3s*s N tight-binding calculations adapted for the description of nitrogen incorporation in a diluted regime (Chamings et al. 2008; Robert et al. 2011) , as shown in Figure 1 where the solid black line represents the nitrogen composition, as a function of As content, which fulfills the requirement of GaAsPN lattice matched to the silicon substrate. In the same graph, red dotted line gives the calculated bandgap of the corresponding alloy. For instance, the GaAsPN alloy with an As content equal to 16% would need 5.5% of N to be lattice matched with Si, giving an alloy with an energy bandgap of 1.63 eV. According to this graph, and following the black dotted line, the requirement for a 1.7 eV bandgap is fulfilled with a composition of lattice-matched GaAs x P y N (1-x-y) equal to GaAs 0.122 P 0.83 N 0.048 .
However, this lattice-matching condition can be slightly overcome without any plastic relaxation of the strain provided that the compound thickness is below a critical thickness. Following the Matthews and Blakeslee formalism (1974) we have determined the critical thickness for the GaAsPN alloy grown onto Si substrate, assuming a 1-µm threshold on critical thickness, and a maximum of 4% nitrogen (allowing to keep reasonable crystalline quality), the As content is equal to 9% ). According to tight-binding calculations, this would give a 1.81 eV bandgap for the GaAs 0.09 P 0.87 N 0.04 alloy, which is close to the expected 1.7 eV energy bandgap. Therefore, a targeted 1-μm-thick absorber 1.7-1.8 eV bandgap GaAsPN layer can be easily grown on silicon substrate, in a pseudomorphic way, according to the critical thickness calculation.
Tunnel junction
The main approach to connect electrically two cells in a MJSC is to use a two-terminal structure where a TJ, or Esaki diode (Esaki 1958) , is placed between the two cells, offering a low resistance due to its high doping (%1.10 19 cm −3 ) and good optical transparency due to its low thickness (%50 nm). To obtain optimal performances, leading to a good voltage addition from the stacked subcells, abrupt dopants profile should be obtained, and thus diffusion of dopants in the TJ should be minimized, and the TJ structure has to be compatible with the overall growth conditions. In particular, using model, two different TJs have been investigated and found suitable for the 1.7 eV/1.1 eV targeted tandem cell structure: a hybrid GaP (n þ )/Si(p þ ) TJ and a Si(n þ )/Si(p þ ) one, considering a n-type Si absorber in the bottom junction. Considering uniform doping of 5 Â 10 19 cm −3 on both junction sides (reachable experimentally according to Hall measurements on doped GaP and Si layers), theoretical current densities as large as 5.5 Â 10 2 mA/cm 2 in the GaP(n þ )/Si (p þ ) TJ case and 4.4 Â 10 5 mA/cm 2 for the Si(n þ )/Si(p þ ) one have been calculated, suitable for the tandem cell application (Rolland et al. 2014) . Obviously, the final choice between both will be depending on the actual experimental structural properties attained for each TJ, in particular the maximum doping level, the material structural quality, and the dopant diffusion properties between both III-V and Si materials.
Overall tandem cell structure
The minority carrier diffusion length in diluted-nitride materials is known to be low, likely due to point defects (Jussila et al. 2014; Dagnelund et al. 2008) , spatial localization of carriers due to nitrogen fluctuating composition (Jandieri et al. 2012) or unintentional incorporation of impurities, requiring the use of the collection of fieldaided carriers. Therefore, a thick intrinsic layer is thus used in the current top junction, leading to a PIN top subcell junction. The design of the top GaP/GaAsPN/GaN p-i-n junction (Rolland et al. 2014 ) has been theoretically studied using Silvaco-ATLAS with carrier mobilities and lifetime values extracted from the literature Fahy and O'Reilly 2003) , as a function of the GaAsPN absorber thickness. The absorption coefficient value used in the simulation has been extracted from experiments, as shown in the following. As shown in Rolland et al. (2014) , an optimal top cell efficiency has been found equal to 9.42% for a thickness about 1 µm. This is encouraging since the low carrier mobility and short carrier lifetime have been used in the model, while improvement of the structural quality of the GaP-based diluted-nitride materials is an ongoing research topic to optimize the material quality and reduce the defect density.
Main experimental results and discussion
Structural defect analyses of the GaP/Si interface A diluted-nitride compound cannot be grown directly onto the Si substrate, and it is therefore necessary to obtain GaP/Si defect-free pseudo-substrates, consisting of a thin GaP layer pseudomorphically grown onto Si, suitable for the subsequent GaAsPN growth. This part describes the key material issues which have prevented until recently the progress in the III-V/Si growth, some analytical development we have used to analyze the structural defects. Finally, some possible routes are proposed to get rid of the defects. Perfect coherent growth of thin GaP layers onto silicon substrates has already been reported (Nguyen Thanh et al. 2012 ), using both high-resolution transmission electron microscopy (HRTEM) and XRD experiments, without any dislocation misfit. However, two other types of structural defects need to be eliminated, the MTs and the antiphase boundaries (APBs) separating APDs.
XRD analyses are performed on the D2AM BM2 beamline at the ESRF in Grenoble, France. Reciprocal space mappings (RSMs) around the GaP(002) Bragg reflection have been recorded using a two-dimensional large area hybrid pixel detector (XPAD third generation) (Berar et al. 2009 ). The RSMs reveal streaks characteristic of the presence of MTs, which are small domains of rotated crystal inside the main GaP phase ). According to the XRD analyses, they are totally suppressed at high-temperature growth (around 580°C) as shown in Figure 2 . However, surface roughness is dramatically high at this growth temperature so that growth improvement is necessary to obtain flat surface without any MTs. To this end, we are currently working on different growth recipes, involving a two-step growth strategy (with different growth temperatures) with different growth modes including migration-enhanced epitaxy (MEE), which avoid a 3D GaP-nucleation growth, and MBE. Indeed, a 10-nm-thin GaP layer MEE made at low temperature followed by a 35-nm-thick GaP layer MBE grown at higher temperature already showed very promising results with no evidence of any MTs by XRD experiments and displayed a smaller surface roughness. Details of these results and the growth procedure will be published in a forthcoming paper.
The appearance of APDs is also a key concern of any growth of a polar material, such as GaP, onto a non-polar material, such as silicon. APBs are interfaces between two domains corresponding to each other through the exchange of Ga and P atoms. In order to achieve an APD-free GaP layer, the obtaining of a bi-stepped Si surface is required, instead of single-stepped, or self-annihilation of all APDs must be guaranteed (Volz et al. 2011) . APD characterization has been performed using X-ray and TEM techniques (Nguyen Thanh et al. 2012) .
To obtain a bi-stepped Si surface, we have studied the Si homoepitaxy on substrate having different misorientations along the [110] direction (0°, 1°, 2°, 4°, and 6°), with the same growth conditions. The Si buffer layer surface quality was steadily evaluated through the atomic surface reconstruction using in-situ Reflection HighEnergy Electron Diffraction (RHEED) system and postgrowth Atomic Force Microscopy (AFM) analysis. As a main result, the silicon growth on 6°-off misorientated Si substrates is found to provide the smoother silicon surface, while displaying bi-steps suitable for avoiding any APD formation at the early stages of the growth ). This is a promising result for the suppression of APD at the GaP/Si interface.
Ohmic contacts on GaP
Since electrical carriers should be collected efficiently, ohmic contacts constitute an important part of the PV device. Low-resistance ohmic contacts are necessary in order to lower as much as possible any additional effects on the device. Obtaining a good ohmic contact requires the use of an appropriate contact alloy which can be difficult for a p-type large bandgap material such as GaP, for instance. The main properties required for ohmic contacts are linear, symmetrical I-V characteristic and highly reliable and reproducible stable behavior, which imposes an annealing technological procedure. For n-type GaP substrate, we have chosen to use (Ni/ Au/Ge) contact structure, with an optimized annealing temperature at 530°C, based on the previous results described by Peternai et al. (2003) . Ohmic contact with a symmetrical I-V behavior has been obtained with a very good reproducibility of the mechanical stability. Moreover, a low contact resistivity of 10 −5 Ω cm 2 has been obtained on n-GaP substrate (n ¼ 1 Â 10 18 cm −3 ), which validates the electrical contact. As far as the p-type GaP is concerned, based on the work reported by Baojun Enke, and Fujia (1997) and Zhang et al. (1997) another multimetal film made of Pd/Zn/Pd stacking has been employed, with a higher annealing temperature at 550°C. As in the n-type doping case, suitable ohmic contact characteristics have been obtained with, again, a very low-specific contact resistivity of 10 −5 Ω cm 2 on p-
Preliminary results on heterostructures grown on GaP (001) In order to obtain a reproducible incorporation of nitrogen and to improve the optoelectronic properties of our material, a two-step process has been used. This approach has been developed by Harris et al. (2007) on the InGaAsN(Sb) material. It consists in growing the GaAsPN diluted-nitride alloy at low growth temperature (480°C), which minimizes the point defects generation and any small phase separation (Harris et al. 2007 ). Then, an annealing step (800°C, 1 min) suppresses some of the remaining point defects usually encountered in the GaPN-based alloys (Jussila et al. 2014 ), leading to a dramatic improvement of the optical properties (Aho et al. 2013 (Aho et al. , 2014 Harris et al. 2007 ). Following this approach, 100-nm-thick GaAsPN layers capped with GaP (10 nm) have been grown by MBE on GaP(001) substrate in order to evaluate the diluted-nitride material's structural and optical qualities. The composition has been estimated by cross-modeling results obtained by tightbinding calculation of the GaAsPN energy bandgap as a function of its composition with experimental XRD and PL results that give us access to the lattice parameter and the emission energy, respectively. A GaAs 0.085 P 0.90 N 0.015 compound lattice matched with the GaP substrate and displaying a 1.78 eV energy photoluminescence (PL) peak position has been obtained. The lattice matching was verified through X-ray diffraction experiments, and PL at room temperature close to the targeted 1.7 eV energy has been obtained ( Figure 3) . The thickness fringes (also called Pendellösung fringes thickness) that can be seen on the XRD diagram presented in Figure 3 indicate a high crystalline quality along the overall sample thickness. The annealing step has little effect on the XRD diagram figures (not shown here), meaning that the lattice constant remains the same, but has a strong impact on the optical properties as shown in Figure 4 , likely due to the nitrogen content homogenization and the health of some point defects not reachable through XRD experiments Aho et al. 2013 Aho et al. , 2014 Harris et al. 2007 ). Indeed, the annealed sample presents a blue-shift of the PL peak energy from 1.78 to 1.9 eV, while displaying a 50 times enhancement of the PL intensity with a reduction of the FWHM from 264 to 190 meV. The low energy tail is the characteristic of the presence of local density of states in the bandgap, typical of N-induced alloy fluctuation and point defects . Moreover, the GaAsPN measured absorption spectrum is closer to a direct bandgap material than an indirect bandgap one ( Figure 5 ). The optical properties enhancement upon annealing is well known in the InGaAsN(Sb) system grown at low temperature which reinforces the validity of the two-step process approach for the GaAsPN growth. However, after these preliminary, while promising, results, thorough growth and annealing studies are necessary in order to fully optimize the optical properties of the GaAsPN compound. 
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Figure 4 RT PL measurements of a 100-nm GaAsPN layer on GaP (001) with a 10-nm GaP cap layer, before (blue) and after (red) an annealing step (800°C, 1 min.)
These optimizations, along with the use of anti-reflection coating material, constitute a clear pathway for further improvement.
Early-stage results on PIN diodes grown on GaP(001) substrate
In order to develop the top junction, GaAsPN/GaP PIN diodes have been grown on a n-type GaP(001) substrate.
The first structure consists of a 300-nm n-doped (Si doped, 1 Â 10 18 cm −3 ) GaP bottom layer, subsequently of a 1-µm-thick GaAsPN absorber followed by a 250-nm pdoped (Be doped, 1 Â 10 18 cm −3 ) GaP window layer. The ohmic contacts on the front and back surfaces have been described in section "Ohmic contacts on GaP". The front contact consists of a 5 Â 5 mm 2 grid with 10-µm large fingers each spaced by 300 µm. The structure has been annealed at 800°C for 1 min in order to improve the optical properties of the diluted-nitride compounds. Figure 6 (b) shows the I-V characteristic of the diode under an AM1.5G illumination, without any concentration. The efficiency of this diode is 1.6%, which is an encouraging result taking into account that this structure (thickness, growth and composition of the absorbing materials, layer doping, and contacts) has not been fully optimized, so far. Indeed this cell displays a 1.18 V open-circuit voltage (with theoretical optimal value being around 1.5 V) which consists of the state-of-the-art GaAsPN solar cells (see Table 1 ), with however a low short-circuit current (2.9 mA/cm 2 ). Figure 6 (a) shows the external quantum efficiency (EQE). The absorption edge of the materials corresponds well to the bandgap estimated by PL around 1.9 eV showing that carriers have been extracted from the GaAsPN absorber layer. The absorption edge above 2.2 eV corresponds to the GaP indirect bandgap. The overall low EQE might be due to N localized states and non-radiative traps which reduce the minority carrier diffusion length of the absorber as it has already been reported in diluted-nitride compounds (Geisz, Friedman, and Kurtz 2002) and which could explain the current density increase in the reverse bias regime of the I-V curve (Figure 6(b) ). This low overall EQE might also be due to the presence of ZnO complex that is almost unavoidable in GaP substrate (Montgomery et al. 2011) , therefore reducing the carrier diffusion length. Another issue might be due to the p-GaP layer surface recombination velocity, which could explain the low EQE in the blue region (over 2.6 eV) (Lu et al. 2012) . Therefore, in order to improve the efficiency of those solar cells, we have studied a second structure with a 30-nm-thin GaP window layer (as compared to the 250-nmthick previous one), a 0.3-µm-thick GaAsPN absorber (as compared to the 1-µm-thick previous one) and a GaP substrate which has been thinned down to 250 µm (as compared to the 400-µm-thick previous one). With this structure, an efficiency of 2.25%, a FF of 71% (Figure 7(b) ), which consists of the state-of-the-art, and an IQE around 35% (Figure 7(a) , under AM1.5G, have been obtained (theoretical maximum of around 16%), confirming this way for efficiency improvement, even if a systematic study of each individual parameter effect (GaP window layer, low diffusion length of the minority carriers in the absorber, low diffusion length of the carrier in the substrate) still to be done in order to fully interpret the IQE. However, the general issue in this structure is the still low short-circuit current (3.77 mA/ cm 2 ). Recent IQE measurements performed on solar cells with p-and n-doped absorber show an increase of the photon collection with energy above 3 eV for the n-doped sample while the p-doped sample behaves like the PIN structure. This collection increase can be explained by a modification of the space charge region (SCR) position in the solar cells when the absorber is n doped. This result seems to indicate that the absorber is intrinsically p doped, with a doping density high enough to play a role in the position of the SCR, meaning that the GaAsPN structural properties need an optimization to reduce its intrinsic carrier density. This study will be published in a forthcoming paper. We are currently working on the absorber growth optimization, the annealing step, the GaP passivation layers, and the anti-reflecting coating. Moreover, using front electrical contacts for both p and n sides would be necessary to estimate the actual efficiency of this top-junction solar cell, without the GaP substrate influence.
Conclusions
We have reported promising building blocks for the development of GaAsPN/Si-based dual-junction solar cells. Considering the GaP/Si(001) platform development, a good control of the Si initial surface (bi-stepped, smooth, and contaminant-free) for subsequent GaP overgrowth through Si homoepitaxy on a 6°-off Si substrate obtained in a UHVCVD-MBE growth cluster has been demonstrated. Such a bi-stepped surface is known to dramatically lower the APD density in the subsequent GaP thin layer growth.
We have also demonstrated a MT-free growth of GaP thin layer on Si at high growth temperature, however with a rough GaP surface. Moreover, a two-step growth strategy showed very promising results with no evidence of any MTs by XRD experiments while displaying a small surface roughness. One of the main issues for the dual-junction solar cell development is obtaining an efficient TJ, modeling of which has shown high theoretical current densities for both GaP(n þ )/Si(p þ ) and Si(n þ )/Si(p þ ) TJ with doping levels experimentally attained in the GaP alloy, and considering a n-doped Si bottom absorber. Considering the top-PIN-junction GaAsPN absorber, tightbinding calculation crossed with critical thickness modeling pointed out that a GaAsPN alloy with a composition 9% of As and 4% of N is interesting due to his expected bandgap energy (1.81 eV) and its critical thickness will allow the pseudomorphic growth of a 1-µm-thick absorber. Therefore, a lattice-matched (with a GaP(001) substrate) 100-nm-thick GaAsPN alloy has been grown. After a postgrowth annealing step, this alloy displays a strong absorption around 1.8-1.9 eV and efficient PL at room temperature suitable for the targeted solar cell top junction development. Finally, early-stage GaP/GaAsPN/GaP PIN solar cell prototypes have been elaborated by MBE on a GaP(001) substrate. The quantum efficiency (IQE around 30%) and the I-V curve show that carriers have been extracted from a 1-µm-thick GaAsPN alloy absorber, with remarkably record open-circuit voltage of 1.18 V. Our best cell was obtained using a 300-nm-thick absorber with 2.25% efficiency and IQE around 35%, under AM1.5G. The general issue in this structure is the still low short-circuit current (3.77 mA/cm 2 in our case) meaning that the GaAsPN structural properties need an optimization. A clear pathway to higher efficiency of the top GaAsPN cell would require a thorough optimization of both the MBE growth and the post-growth annealing step, accompanied by a PIN junction architecture improvement. These results are promising and validate our approach for the elaboration of a lattice-matched dual-junction solar cell on silicon substrate.
